Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Quartus II Design Examples: Examples for lpm_shiftreg Megafunction

The lpm_shiftreg Megafunction User Guide provides two design examples to implement a configurable 8-bit serial in parallel out (SIPO) or parallel in serial out (PISO) shift register and time delay functionality.  Both the design examples use the MegaWizard® Plug-In Manager available in the Quartus® II software. The steps to generate the megafunctions using the MegaWizard are described in detail in the User Guide.

Design Example 1: Configurable 8-Bit SIPO or PISO Shift Register

This design example illustrates the use of lpm_shiftreg megafunction to implement a configurable 8-bit serial in parallel out or parallel in serial out shift register.  In this example, you do the following.

  • Create an 8-bit shift register using the lpm_shiftreg megafunction and the MegaWizard Plug-in Manager
  • Implement the design and assign the EP1S10F780C6 device to the project
  • Compile and simulate the design

The following design files are used in this example:

  1. The Quartus II project archive
  2. README file

Design Example 2: Time delay

This design example uses the lpm_shiftreg megafunction to implement time delay functionality.  In this example, you do the following:

  • Create a time delay using the lpm_shiftreg megafunction and the MegaWizard Plug-in Manager
  • Implement the design and assign the EP1S10B672C6 device to the project
  • Compile and simulate the design

The following design files are used in this example:

  1. The Quartus II project archive
  2. README file

  Please Give Us Feedback