Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products       MAX/MAX II       Stratix/Stratix GX       Nios II     Functionality       Arithmetic       Memory       Bus & I/O       Logic       Interfaces & Peripherals       DSP       Communications       PLL & Clocking     Design Entry       Quartus II Project       Tcl       VHDL       Verilog HDL       C Code Examples       DSP Builder       TimeQuest    On-Chip Debugging     Simulation Tools       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     Legacy Examples       Graphic Editor       AHDL

Home > Support > Design Examples > Stratix/Stratix GX Print This Page Subscribe to Email Stratix & Stratix GX Design Examples The examples shown in Table 1 demonstrate various features of the Stratix® and Stratix GX device families using the Quartus® II design software. For more information about the different design entry methods, refer to the Help files in the Quartus II software. The Stratix and Stratix GX design examples are grouped by functionality. Select the design entry method icon to see the design example. Table 1. Stratix & Stratix GX Design Examples for the Quartus II Software Memory Functions Design Entry Method Quad Data Rate (QDR) SRAM Controller Examples for altufm Megafunction User Guide Zero-Bus Turnaround (ZBT) SRAM Controller Buses & I/O Functions High-Speed Differential I/O Capability    Examples for altpll Megafunction User Guide Examples for altremote_update Megafunction User Guide Examples for altpll_reconfig Megafunction User Guide Arithmetic Examples for altmult_add Megafunction User Guide Examples for altfp_add_sub Megafunction User Guide Storage Examples for lpm_rom Megafunction User Guide Examples for lpm_shiftreg Megafunction User Guide DSP Functions 12 x 9 Firm Multiplier 12 x 12 Firm Multiplier Fully Variable Coefficient Soft Multiplier Hybrid Fixed Coefficient Soft Multiplier Hybrid Variable Coefficient Soft Multiplier Parallel Fixed Coefficient Soft Multiplier Parallel Variable Coefficient Soft Multiplier Semi-Parallel Fixed Coefficient Soft Multiplier Semi-Parallel Variable Coefficient Soft Multiplier Sum of Multiplication Fixed Coefficient Soft Multiplier Sum of Multiplication Variable Coefficient Soft Multiplier Discrete Cosine Transform (DCT) Basic Finite Impulse Response (FIR) Filter Time Domain Multiplexed FIR Filter Polyphase Decimation FIR Filter Polyphase Interpolation FIR Filter Two-Dimensional FIR Filter Basic Infinite Impulse Response (IIR) Filter Butterworth IIR Filter Magnitude Function The following icons indicate the entry mode(s) used in each example:  Altera® hardware description language (AHDL)  VHDL  MAX+PLUS® II graphic editor  Verilog HDL  Tcl  Quartus II software   Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation