Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Tcl Script: I/O Assignment Tcl Script Example

This Tcl script example opens the project counter.quartus, adds I/O cell assignments to the project, and compiles the design.

Perform the following steps to run the Tcl script:

  1. Download the design files (counter2.exe), which includes this Tcl script.

    Note: The Tcl script will not work without these design files.
  2. Open the QuartusTM software.
  3. Choose Auxiliary Windows then the Tcl/Tk Console (View menu) to open Tcl console.
  4. Change to the directory where assignio.tcl and design files are located using the cd <workdir> command. For example, c:/quartus/designs/counter2.
  5. Run the Tcl script using the source assignio.tcl command.

I/O Assignment Script

# opens the project
project open counter

# sets the compilation focus
project set_active_cmp counter

# adds device assignments
cmp add_assignment "" "" "" FAMILY APEX20KE
cmp add_assignment counter "" "" DEVICE EP20K100ETC144-1

# adds pin assignments
cmp add_assignment counter "" |clk LOCATION Pin_95
cmp add_assignment counter "" |aclr LOCATION Pin_127
cmp add_assignment counter "" |cout LOCATION Pin_104
cmp add_assignment counter "" |q\[0\] LOCATION Pin_109
cmp add_assignment counter "" |q\[1\] LOCATION Pin_110
cmp add_assignment counter "" |q\[2\] LOCATION Pin_111
cmp add_assignment counter "" |q\[3\] LOCATION Pin_112

# adds an IO standards for input/output ports
cmp add_assignment counter "" "" DEVICE_IO_STANDARD LVCMOS
cmp add_assignment counter "" |cout IO_STANDARD CTT

# adds a vref pin for the CTT IO standard
cmp add_assignment counter "" vref LOCATION Pin_8
cmp add_assignment counter "" vref RESERVE_PIN "AS VREF"
cmp add_assignment counter "" vref IO_STANDARD CTT

# starts compilation and print out messages
cmp start

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback