FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Tcl Script: I/O Assignment Tcl Script Example

Home > Support > Design Examples > Tcl > Tcl Script: I/O Assignment Tcl Script Example

This Tcl script example opens the project counter.quartus, adds I/O cell assignments to the project, and compiles the design.

Perform the following steps to run the Tcl script:

  1. Download the design files (counter2.exe), which includes this Tcl script.

    Note: The Tcl script will not work without these design files.
  2. Open the QuartusTM software.
  3. Choose Auxiliary Windows then the Tcl/Tk Console (View menu) to open Tcl console.
  4. Change to the directory where assignio.tcl and design files are located using the cd <workdir> command. For example, c:/quartus/designs/counter2.
  5. Run the Tcl script using the source assignio.tcl command.

I/O Assignment Script

# opens the project
project open counter

# sets the compilation focus
project set_active_cmp counter

# adds device assignments
cmp add_assignment "" "" "" FAMILY APEX20KE
cmp add_assignment counter "" "" DEVICE EP20K100ETC144-1

# adds pin assignments
cmp add_assignment counter "" |clk LOCATION Pin_95
cmp add_assignment counter "" |aclr LOCATION Pin_127
cmp add_assignment counter "" |cout LOCATION Pin_104
cmp add_assignment counter "" |q\[0\] LOCATION Pin_109
cmp add_assignment counter "" |q\[1\] LOCATION Pin_110
cmp add_assignment counter "" |q\[2\] LOCATION Pin_111
cmp add_assignment counter "" |q\[3\] LOCATION Pin_112

# adds an IO standards for input/output ports
cmp add_assignment counter "" "" DEVICE_IO_STANDARD LVCMOS
cmp add_assignment counter "" |cout IO_STANDARD CTT

# adds a vref pin for the CTT IO standard
cmp add_assignment counter "" vref LOCATION Pin_8
cmp add_assignment counter "" vref RESERVE_PIN "AS VREF"
cmp add_assignment counter "" vref IO_STANDARD CTT

# starts compilation and print out messages
cmp start

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • Products
    • MAX/MAX II
    • Stratix/Stratix GX
    • Nios II
  • Functionality
    • Arithmetic
    • External Memory Interfaces
    • On-Chip Memory
    • Bus & I/O Functions
    • Logic
    • Interfaces & Peripherals
    • DSP
    • Communications
    • PLL & Clocking
  • Design Entry
    • Quartus II
    • Tcl
    • VHDL
    • Verilog HDL
    • C Code
    • DSP Builder
    • TimeQuest
    • On-Chip Debugging
      • SignalTap II
  • Simulation Tools
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
  • Legacy Examples
    • Graphic Editor
    • AHDL
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates