This example describes a 64-bit x 8-bit dual clock synchronous RAM design with different read and write addresses in Verilog HDL. Synthesis tools are able to detect dual clock synchronous RAM designs in the HDL code and automatically infer either the
altdpram megafunctions, depending on the architecture of the target device.
Download the files used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
Table 1 lists the ports in the dual clock synchronous RAM design.
|Table 1. Dual Clock Synchronous RAM Port Listing|
||Input||8-bit data input|
||Input||6-bit read address input|
||Input||6-bit write address input|
||Input||Write enable input|
||Input||Read clock input|
||Input||Write clock input|
||Output||8-bit data output|
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.