FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Verilog HDL Template for Inferring DSP Blocks in Stratix III and IV FPGAs

Home > Support > Design Examples > Verilog HDL > Verilog HDL Template for Inferring DSP Blocks in Stratix III and IV FPGAs

Altera's Stratix® III and Stratix IV FPGA families have dedicated high-performance digital signal processing (DSP) blocks optimized for DSP applications. This template shows examples of how to infer DSP blocks with different features from Verilog HDL code in Stratix III and Stratix IV devices.

Each of the following DSP operations (with resource utilized in the examples) fits into one DSP block 18-bit element:

  • Four multiplier adder
  • Four multiplier accumulator
  • Four multiplier adder with shift registered input
  • Complex multiplication
  • Eight multiplier adder with output adder chain

In addition, when register packing occurs for any of these DSP operations, no extra logic cells are required for the registers.

Download the files used in this example:

  • Download Verilog.zip
  • Download Verilog HDL Template README File

The use of this design is governed by, and subject to, the terms and conditions of the Altera® Hardware Reference Design License Agreement.

Files in the zip download include:

  • four_mult_add - folder contains the Quartus® II development software project and source file for the four multiplier adder example 
  • four_mult_accum - folder contains the Quartus II project and source file for the four multiplier accumulator example
  • four_mult_add_shift_register_input - folder contains the Quartus II project and source file for the four multiplier adder with shift registered input example
  • complex_mult - folder contains the Quartus II project and source file for the complex multiplication example
  • sum_of_eight_adder_chain - folder contains the Quartus II project and source file for the eight multiplier adder with output adder chain  example

Related Links

  • Stratix III Device Handbook Vol. 1 Chapter 5: DSP Blocks in Stratix III Devices (PDF)
  • Stratix IV Device Handbook Vol. 1 Chapter 4: DSP Blocks in Stratix IV Device (PDF)
  • Quartus II Handbook Vol. 1 Chapter 6: Recommended HDL Coding Styles (PDF)

Design Examples Disclaimer

These design examples may only be used within Altera devices and remain the property of Altera Corporation. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • Products
    • MAX/MAX II
    • Stratix/Stratix GX
    • Nios II
  • Functionality
    • Arithmetic
    • External Memory Interfaces
    • On-Chip Memory
    • Bus & I/O Functions
    • Logic
    • Interfaces & Peripherals
    • DSP
    • Communications
    • PLL & Clocking
  • Design Entry
    • Quartus II
    • Tcl
    • VHDL
    • Verilog HDL
    • C Code
    • DSP Builder
    • TimeQuest
    • On-Chip Debugging
      • SignalTap II
  • Simulation Tools
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
  • Legacy Examples
    • Graphic Editor
    • AHDL
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates