Verilog HDL: Parallel Fixed Coefficient Soft Multiplier
This design implements 16-bit input, 10-bit fixed coefficient parallel multiplication using M4K RAM blocks as look-up tables (LUTs). For more details on the design, refer to AN 306: Implementing Multipliers in FPGA Devices.
Download the file(s) used in this example:
Table 1 shows the Parallel Fixed Soft Multiplier design example port listing.
|
Table 1. Parallel Fixed Soft Multiplier Port Listing
|
|
Port Name
|
Type
|
Description
|
|
data_in[15..0]
|
Input
|
The input is a 16-bit signed value. New data can be sent to the multiplier once every clock cycle.
|
|
clock
|
Input
|
Clock
|
|
sclr
|
Input
|
Active high synchronous clear
|
|
result[25..0]
|
Output
|
The output is a 26-bit signed value. New value is available on the output once every clock cycle.
|
For more information on using this example in your project, go to:
Feedback
Did this information help you?
If not, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this example will work for the customer's intended purpose and disclaims all liability for use of or reliance on the example.
|
Literature
> 
