Verilog HDL: Sum of Multiplication Fixed Coefficient Soft Multiplier
This design implements 4-bit input, 16-bit fixed coefficient sum of multiplication using M512 RAM blocks as look-up tables (LUTs). For more details on the design, refer to AN 306: Implementing Multipliers in FPGA Devices.
Download the file(s) used in this example:
Table 1 shows the Sum of Multiplication Fixed Soft Multiplier design example port listing.
|
Table 1. Sum of Multiplication Fixed Soft Multiplier Port Listing
|
|
Port Name
|
Type
|
Description
|
|
data_in[3..0]
|
Input
|
The input is a 4-bit value comprised of the four unique sum of multiplication inputs.
|
|
sload_data
|
Input
|
Active high. Specifies the start of a new data set and new multiplication operation.
|
|
clk
|
Input
|
Clock
|
|
sclr
|
Input
|
Active high synchronous clear
|
|
result[21..0]
|
Output
|
The output is a 22-bit signed value.
|
|
result_valid
|
Output
|
Indicates when the output is the valid result of a complete multiplication. The signal will go high for the time that the output is valid.
|
For more information on using this example in your project, go to:
Feedback
Did this information help you?
If not, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this example will work for the customer's intended purpose and disclaims all liability for use of or reliance on the example.
|
Literature
> 
