Verilog HDL: Tri-State Instantiation
This simple example shows how to instantiate a tri-state buffer in Verilog HDL using the keyword bufif1. The output type is tri. The buffer is instantiated by bufif1 with the variable name b1.
For more information on using this example in your project, go to:
tristate.v
module Tristate (in, oe, out);
input in, oe;
output out;
tri out;
bufif1 b1(out, in, oe);
endmodule
Feedback
Did this information help you?
If not, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
Literature
> 
