Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

VHDL: Cycle-Shared Dual-Port RAM (csdpram)

This example shows the instantiation of the csdpram function in VHDL. Both inputs are 4 bits wide and are 16 words deep. You can customize these parameters by changing the LPM_WIDTH and LPM_WIDTHAD values. If used in a FLEX 10K device, this function will fit best into the embedded array blocks of the architecture.

For more information on using this example in your project, go to:

cycle.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
LIBRARY altera;
USE altera.maxplus2.ALL;
ENTITY cycle IS
    PORT (dataa    : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          datab    : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          addressa : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          addressb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          wea,web  : IN STD_LOGIC;
          clock    : IN STD_LOGIC;
          clockx2  : IN STD_LOGIC;
          qa       : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
          qb       : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END cycle;

ARCHITECTURE lpm OF cycle IS
BEGIN
    U1: csdpram 
            GENERIC MAP (LPM_WIDTH => 4, LPM_WIDTHAD => 4, LPM_NUMWORDS => 16)  
            PORT MAP (dataa => dataa, datab => datab,
                      addressa => addressa,
                      addressb => addressb, wea => wea,
                      web => web, clock => clock,
                      clockx2 => clockx2, qa => qa,
                      qb => qb);
END;


Feedback

Did this information help you?

If not, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback