This example describes a 64-bit x 8-bit dual clock synchronous RAM design with separate read and write addresses in VHDL. Synthesis tools are able to detect RAM designs in HDL code and automatically infer the altsyncram or altdpram megafunctions depending on the target device architecture.
Figure 1. Dual Clock Synchronous RAM Top-Level Diagram
Download the files used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
Table 1 lists the ports of the dual clock synchronous RAM design.
| Table 1. Dual Clock Synchronous RAM Port Listing | ||
| Port Name | Type | Description |
data[7:0] |
Input | 8-bit data input |
| raddr[5:0] | Input | 6-bit read address input |
waddr[5:0] |
Input | 6-bit write address input |
we |
Input | Write enable |
rclk |
Input | Read clock |
wclk |
Input | Write clock |
q[7:0] |
Output | 8-bit data output |
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
