Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Embedded Processors
   Nios II Embedded Design Suite
          Release Notes
          Errata Sheets
          Software Development
          Literature
      Nios II Development Kits
  
 DSP
      Overview
      DSP Builder
      IP Cores
      Development Kits
  

Nios II Embedded Design Suite Release Notes

The following are release notes and errata for specific versions of the Nios® II Embedded Design Suite (EDS). They cover new features, bug fixes, enhancements and known issues in the tools, peripherals, and example designs. 

Release and errata information for the Nios II processor core are now included in the MegaCore® Intellectual Property (IP) Library release notes and errata. For a complete list of release notes and errata for all Altera® products, visit the release notes and errata page.

For revision history of the Nios II processor hardware, see the Nios II Processor Revision History chapter of the Nios II Processor Reference Handbook (PDF).

  Please Give Us Feedback