Knowledge Database

Altera provides the following knowledge database that includes support solutions, frequently asked questions, and known issues. Browse by category and note the number in parenthesis indicating the number of results available.

Show All Hide All
Recent Solutions Last 7 days solutions (18) Last 14 days solutions (48) Last 30 days solutions (79)	Known Issues Device Family Issues (67) Arria II GX (14) Arria GX (5) Stratix V (1) Stratix IV GT (8) Stratix IV (38) Stratix III (13) Stratix II GX (30) Stratix II (10) Stratix GX (1) Stratix (2) Cyclone IV (1) Cyclone III (10) Cyclone II (4) Cyclone (3) HardCopy III (1) HardCopy II (7) HardCopy (2) MAX II (1) Quartus II Issues (1157) Version 10.0 SP1 (7) Version 10.0 (49) Version 9.1 SP2 (17) Version 9.1 SP1 (56) Version 9.1 (105) Version 9.0 SP2 (51) Version 9.0 SP1 (47) Version 9.0 (94) Version 8.1 (35) Version 8.0 SP1 (16) Version 8.0 (41) Version 7.2 SP2 (3) Version 7.2 SP1 (7) Version 7.2 (65) Version 7.1 SP1 (32) Version 7.1 (49) Version 7.0 (42) Version 6.1 (44) Version 6.0 SP1 (23) Version 6.0 (37) Version 5.1 SP1 (23) Version 5.1 (35) Version 5.0 SP1 (33) Version 5.0 (45) Version 4.2 (44) Version 4.1 (43) Version 4.0 SP1 (25) Version 4.0 (37) Version 3.0 SP2 (6) Version 3.0 SP1 (6) Version 3.0 (31) Version 2.2 SP2 (9) Documentation Issues (36) Application Notes (10) Handbook (15) Pin Connection Guidelines (4) User Guides (6) Errata Sheets Release Notes
Devices (1109) Board Test, Design and Layout (35) BSDL/BST Files (23) Schematic Capture / PCB Symbol (1) Signal integrity (4) Other (Board) (7) Configuration (FPGA) (232) Active Parallel (AP) (4) Active Serial (AS) (32) Configuration Devices (30) Configuration File (9) Configuration Pins (30) Design Security/AES (21) Error Detection/CRC (11) Fast Passive Parallel (FPP) (2) JTAG (39) Parallel Flash Loader (11) Passive Parallel Async (PPA) (1) Passive Serial (PS) (2) Remote Config/System Upgrade (10) Serial Flash Loader (5) Other (Configuration) (25) Download Cables/Hardware (28) Byteblaster II (1) USB Blaster (27) DSP Block/Multiplier Block (3) All Features (DSP Block) (3) External Memory Interface (63) DDR (7) DDR2 (18) DDR3 (4) DLL/DQS Circuitry (9) QDRII / QDRII+ (10) RLDRAM II (5) Other (Ext Mem I/F) (10) General Architecture (Non I/O) (31) CPLD (11) FPGA (11) Structured ASIC (9) Gigabit Transceiver (91) Board Design and Layout (1) Clocking/PLL (5) Dynamic Reconfiguration (10) Functional Blocks (2) Models (1) PHY Layer Function (24) Protocols (19) Quartus II Tool Issues (5) SI (3) Other (Gigabit Transceiver) (21) I/O (283) HSPICE Models (1) I/O Architecture/Features (89) IBIS Models (84) Pin-outs (29) Placement Requirements (9) Signal Integrity (13) Standards (41) Other (I/O) (17) Internal Memory (20) All Features (Internal Mem) (20) PLL/Clock Management (91) Clock Management (16) PLL Architecture/Features (48) PLL Behavior (2) PLL Reconfiguration (7) Specifications (15) Other (PLL) (3) Power (78) Early Power Estimator (20) Power Distribution Network (3) Power Supply Design (22) PowerPlay PowerAnalyzer (4) Power-Up Behavior (3) Specification (4) Temperature Sensing Diode (1) Thermal Management (10) Other (Power) (11) Programming (CPLD/Config Dev) (52) 3rd Party Programming (1) In-System/Circuit Programming (23) Jam (2) Programming Software (16) Other (Programming) (10) Quality/Reliability/Packaging (45) Manufacturing/Assembly/Reflow (8) Reliability (10) RoHS (3) Specs (17) Other (QA & Packaging) (7) Source Synchronous SERDES (32) Altlvds Behavior (6) DPA (2) External PLL Mode (3) Spec (2) Other (Source Sync SERDES) (19) Other (Devices) (25) Other (Device) (25)	Design Software (1177) Board Design & I/O (35) Pin Planning/Management (34) SSN/Signal Integrity Analysis (1) Design Entry/Planning (135) 3rd Party Design Entry Tool (2) Coding Style (23) HardCopy ASIC Design Flow (3) Megafunctions/MegaWizard (45) Schematic/State Machine Entry (10) Settings/Assignments (38) Other (Design Entry/Planning) (14) Implementation/Optimization (147) Chip Planner/LogicLock (18) Design Assistant (1) Design Optimization (4) Design Space Explorer (4) Device Migration (2) HardCopy ASIC Migration (5) Incremental Compilation (12) Metastability (1) Placement and Routing (70) Resource Property Editor/ECO (1) Other (Optimization) (29) Installation / Licensing (105) Altera License Setup (6) Design Software Installation (4) Installation of Cable Drivers (1) New/Updated Licence Request (1) OS Support/System Requirements (1) Other (Installation) (49) Other (Licensing) (43) MAX+PLUS II (131) Other (MAX+PLUS II) (131) On-Chip Debug (64) SignalProbe (1) SignalTap II (39) Other (On-Chip Debug) (24) Power Analysis/Management (14) PowerPlay Power Analyzer (14) Programming/Configuration (41) Device Program/Configure (4) Quartus II Programmer (34) Other (Programming/Config) (3) Project Management/Scripting (33) Command Line Scripting (2) Quartus II Projects/Revisions (15) Tcl/QSF/SDC (11) Other (Project Management) (5) Simulation/Formal Verification (168) 3rd Party Formal Verification (24) 3rd Party Simulation Tool (80) Legacy Quartus II Simulation (19) ModelSim-Altera (19) Simulation Libraries/Models (2) Other (Simulation) (24) Synthesis & Netlist Viewers (151) 3rd Party EDA Synthesis (45) Language (HDL) Support (1) Netlist Viewers (4) Quartus II Synthesis (95) Other (Synthesis) (6) Timing Analysis (87) 3rd Party Timing Analysis (6) QII Classic Timing Analysis (64) TimeQuest SDC Constraints (1) TimeQuest Timing Analyzer (14) Other (Timing Analysis) (2) Other (Design Software) (66) Other (Design SW) (66)
Intellectual Property (242) Comm, Interface & Peripherals (54) Core Behavior / Operation (18) Core Implementation (15) Example Designs (3) IP Spec and Protocol (5) RTL Simulation Issues (4) SOPC Issues (1) Timing Issues (4) Tools/Environment (4) Digital Signal Processing (1) DSP Builder (1) External Memory Interfaces (21) DDR (IP) (1) DDR2 (IP) (7) DDR3 (IP) (7) QDRII / QDRII+ (IP) (2) RLDRAM II (IP) (1) Other (Ext Mem I/F IP) (3) Intellectual Property (1) MegaWizard/ GUI (1) Other (Intellectual Property) (165) Other (IP) (165)	Embedded (284) Design Example (8) All (Design Example) (8) Hardware Development (24) Configuration/Booting (3) Flash Programming (6) Hardware Debug (3) Simulation (4) Other (Hardware Development) (8) Installation/Licensing (5) Installation (Embedded Tools) (3) Licensing (Embedded Tools) (2) Nios II Architecture (12) Other (Nios II Architecture) (12) Software Development (114) 3rd Party Products (5) Command Line/SDK Shell (11) Ethernet (2) HAL (8) Nios II IDE (40) Nios II SW Build Tools Eclipse (3) SW Debug (24) Other (Software Development) (21) SOPC Builder (72) Components Editor (24) GUI (20) Peripheral Components (1) Sys Interconnect Fabric MM (1) Sys Interconnect Fabric Oth (12) Other (SOPC Builder) (14) Other (Embedded) (49) Other ( Embedded ) (49)
Development Kits (45) 3rd Party/Partner Kits/Boards (3) All (3) Altera Development Kits (38) Demonstration Design (4) Development Board Files (8) General/Other (23) Reference Design (3) Installation & Licensing (3) Installation (Dev Kits) (3) Other (Development Kits) (1) Other (Dev Kits) (1)
Show All Hide All

Note: Support and Technical Documentation includes all the content under the Support and Literature sections of Altera's website. Knowledge Database search is a subset of Altera's Support section and currently includes support solutions.

Self-Help Tools

• PowerPlay Early Power Estimators (EPE) and Power Analyzer
• Stratix^® II GX Eye Viewer
• Pre-emphasis and Equalization Link Estimator (PELE) Technology
• I/O Navigator
• MSL Calculator
• Altera^® Programming Tools
• Quartus^® II Design Checklist