Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd01162001_9692
Last Modified: Feb 03, 2006
Product Category: N/A
Product Area: N/A
Product Sub-area: N/A

Problem

Is the Bus-Hold feature in MAX 7000B devices active during JTAG Boundary Scan Testing (BST) and in-system programmability (ISP)?

Solution

If the design pattern that is in the part specifies that a pin uses the Bus-Hold feature, the Bus-Hold feature will remain active during JTAG boundary scan testing.

If the design pattern in the part does not specify that a pin uses the Bus-hold feature, then the Bus-Hold feature will not be active during JTAG boundary scan testing.

During ISP, the user's design pattern (which specifies which pins use the Bus-Hold feature) is being changed. Therefore, the Bus-Hold feature is disabled during ISP.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback