Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd01242007_248
Last Modified: May 06, 2008
Product Category: Devices
Product Area: I/O
Product Sub-area: Standards

Problem

Can I directly connect (DC couple) a 3.3V LVDS buffer to a 2.5V LVDS buffer?

Solution

Yes, when working with the LVDS I/O standard, the LVDS signaling properties of the buffer should be your focus, not the power source of the buffer.   As long as the common mode range and the differential voltage swing is compatible between the two devices there will be no problem and you can DC couple the interface.  It is important to power the buffer by the recommended voltage level for that device to ensure the buffer functions as specified.

For example, consider the case of a Stratix® device (VCCIO for LVDS is 3.3V) driving a Cyclone® II device (VCCIO for LVDS is 2.5V).  The Stratix Vocm is between 1.125V and 1.375V with a Vod between 250mV and 550mV.  The Cyclone II receiver requires a common mode range anywhere between 100mV and 2.0V with a differential swing anywhere between 100mV and 650mV.  The Stratix LVDS output buffer signal range is well within the Cyclone II receiver signal range even though the buffers are physically powered by different voltages.

For a Cyclone II driving a Stratix device, we can perform the same analysis.  The Cyclone II Vocm is between 1.125V and 1.375V with a differential swing between 250mV and 600mV.  Notice this is very similar to the Stratix LVDS output specifications.  The Stratix receiver has a common mode range between 1.1V and 1.6V with a differential swing between 200mV and 1.0V.  Once again, the Cyclone II transmitter specifications are well within the Stratix receiver specifications.

Using the above analysis, you can compare the LVDS specifications for devices that use different voltage supplies to power their differential buffers to validate the interface.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback