Solution ID: rd01262005_256
Last Modified: Nov 27, 2007
Product Category: Design Software
Product Area: Programming/Configuration
Product Sub-area: Quartus II Programmer
Device Family: STRATIX II
Title
What Quartus II software features are affected by the known issue with M-RAM blocks in Stratix II devices?
Description
There is a known issue with some revisions of silicon for Stratix® II devices. Refer to the Stratix II FPGA Family Errata Sheet (PDF) for information about which devices are affected.Programming file generation is disabled for designs that use M-RAM blocks in Stratix II devices in some versions of the Quartus® II software. Descriptions of this issue and solutions are available in the Stratix II FPGA Family Errata Sheet (PDF).
If you are using silicon affected by the issue with the M-RAM blocks, the following Related Solutions describe the other software features affected by the known issue with M-RAM blocks.
Related Solutions
- Why doesn't the In-System Memory Content Editor work with M-RAM memory in Stratix II devices?
- Why does the SignalTap® II logic analyzer display incorrect data when the acquisition buffer is in Stratix® II M-RAM blocks?
Feedback
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
