Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd02202004_8141
Last Modified: Feb 03, 2006
Product Category: Devices
Product Area: Programming
Product Sub-area: In-System/Circuit Programming

Problem

What would happen if power fails during in-system programmability (ISP) or Real-Time ISP programming of MAX II devices?

Solution

If power fails during ISP or Real-Time ISP, programming will fail with an error to the programming software. If power is restored, you can attempt to re-program the device. If a device is not programmed successfully, upon power-up, all I/O's will tri-state. This fail safe is achieved by a "program_done" bit feature in MAX II which also available in MAX 7000AE/7000B/3000A devices. Program_done is the last bit to be programmed in the device - if it is not set, the device knows programming did not complete and it will not release the I/O's from tri-state.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback