Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd02222005_115
Last Modified: Feb 25, 2005
Product Category: Devices
Product Area: I/O
Product Sub-area: Architecture/Features

Problem

Why isn't slow slew rate control an available logic option for Stratix® II and Cyclone® II devices?

Solution

The slow slew rate logic option on previous device families manipulated drive strength settings to achieve different edge rates on the output buffers. Stratix II and Cyclone II devices offer more drive strength settings per I/O standard. Slew rate can be changed by using different drive strength settings. Fast edge rates can be
achieved with larger current settings, slower rates can be achieved with lower current settings. Use the device family's IBIS models to determine actual edge rates for each drive strength setting per I/O standard.

IBIS models for Altera® devices can be downloaded at www.altera.com.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback