FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:


Home > Support > Knowledge Database > Support Solution

Solution ID: rd03062006_72
Last Modified: Mar 22, 2006
Product Category: Design Software
Product Area: Synthesis & Netlist Viewers
Product Sub-area: Other (Synthesis)

Problem

Why does my design fail to simulate or function correctly on my board but pass when I delete the db directory and recompile the design in the Quartus II software version 5.1, 5.1 SP1 and 5.1 SP2?

Solution

Due to a problem in versions 5.1, 5.1 SP1 and 5.1 SP2 of the QuartusII® software, a functional failure may occur in designs with either of the following characteristics:

  • The design contains inferred ROM. A design with inferred ROM has the following Information messages in the Analysis & Synthesis Messages :

    Info: Inferred <number> megafunctions from design logic

    Info: Inferred altsyncram megafunction (OPERATION_MODE=ROM, …) from the following design logic: <logic name>

  • The path for the memory initialization file of any RAM or ROM is specified through User Library paths. RAM or ROM instantiations that specify absolute paths to memory initialization files, or with memory initialization files in the project directory, are not affected.

The issue occurs when changes to RAM and ROM memory initialization files are not recognized properly in a subsequent compilation. This can cause the design to fail functionally in a gate-level timing simulation or hardware after a successful compilation.

The issue is caused by a failure to detect changes to the memory contents of ROM inferred by the Quartus II software, or changes to the memory initialization files of an instantiated RAM or ROM. The Quartus II software versions 5.0 and earlier do not have this issue.

To fix this issue, install the patch listed below for your version of the Quartus II software.

Quartus II Software Version Patch
Version 5.1 Install Service Pack 2 and Install Required Patch
Version 5.1 SP1 PC Platform: pc_quartus_51_sp1_memory_file_patch_1_19.exe
Unix Platform: solaris_quartus_51_sp1_memory_file_patch_1_19.tar
Linux Platform: linux_quartus_51_sp1_memory_file_patch_1_19.tar
Version 5.1 SP1 Web Edition PC Platform: pc_quartus_51_memory_file_patch_1_19_we.exe
Version 5.1 SP2 PC Platform: pc_quartus_51_sp2_memory_file_patch_2_01.exe
Unix Platform: solaris_quartus_51_sp2_memory_file_patch_2_01.tar
Linux Platform: linux_quartus_51_sp2_memory_file_patch_2_01.tar
Version 5.1 SP2 Web Edition PC Platform: pc_quartus_51_memory_file_patch_2_01_we.exe

You can work around this issue, without a patch,by deleting the db subdirectory in your project directory before every compilation.


Feedback

     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:          
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.


  • Altera Troubleshooters
    • Overview
    • Licensing
    • Simulating with ModelSim
    • Timing Analysis
    • PLL Loss of Lock
    • FPGA Configuration
    • JTAG Config & ISP
    • PFL Troubleshooter
    • Jam, JBC and SVF
    • Usage Guidelines
    • Optimization Advisor
    Please Give Us Feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates