Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd03282007_450
Last Modified: May 06, 2008
Product Category: Devices
Product Area: Board Design and Layout
Product Sub-area: BSDL/BST Files

Problem

Why am I unable to sample pins that are configured as outputs when performing Boundary Scan testing on my programmed MAX® II device?

Solution

By default, the input buffers are turned off for I/O pins that are configured as outputs in your design.

To regenerate your programming file to enable the input buffers, you need to set the 'Always Enable Input Buffers' option in Quartus® II software and re-run the Assembler.

 

This option is in the Assembler section under the Assignments/Settings menu in Quartus II software.


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback