Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Altera Troubleshooters
      Overview
      Licensing
      Simulating with ModelSim
      Timing Analysis
      PLL Loss of Lock
      FPGA Configuration
      JTAG Config & ISP
      PFL Troubleshooter
      Jam, JBC and SVF
      Usage Guidelines
      Optimization Advisor
  

Solution ID: rd07062006_957
Last Modified: Jul 13, 2006
Product Category: Design Software
Product Area: Simulation/Verification
Product Sub-area: 3rd Party Formal Verification

Problem

Error: Even though Formal Verification must be used with Incremental Compilation being set to Full Incremental Compilation, compilation for Formal Verification does not support user-defined partitions for this release

Solution

The Quartus® II software generates this error message during compilation when you have specified a Formal Verification tool, incremental compilation is turned on, and the design contains user-defined design partitions.

To use the formal verification flow, the incremental compilation option must be on. To avoid this problem, delete all the user-defined partitions and re-compile the design.

This problem may be resolved in a future version of the Quartus II software.

Related Solutions


Feedback

 Rate This Page
     This solution answers my question:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  
     This solution was easy to find:
Strongly Disagree
   
Strongly Agree
 
  1 2 3 4 5  

    Please provide additional feedback to improve support solutions:


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback