Solution ID: rd07272007_932
Last Modified: Oct 01, 2007
Product Category: Design Software
Product Area: Implementation/Optimization
Product Sub-area: Other (Optimization)
Problem
Why does my design malfunction when I evaluate an IP core using OpenCore Plus with the Quartus II software version 7.1?
Solution
Designs that include an intellectual property (IP) MegaCore® may function incorrectly on the board or in timing simulation if you compiled the design in the Quartus® II software version 7.1 without a full IP license, invoking the OpenCore Plus evaluation feature.
There is a problem with the OpenCore Plus circuitry that has the effect of disabling the IP MegaCore immediately after device programming instead of waiting for the evaluation period timeout or untethered state.
This problem is fixed beginning with the Quartus II software version 7.2.
A patch is available to fix this problem for version 7.1 SP1. For details about downloading the patch, refer to the Related Solutions below: "Are there any problems related to the OpenCore Plus evaluation feature for IP cores in the Quartus II software version 7.1?"
Related Solutions
- Using cable "USB-Blaster [USB-0]", device 1, instance 0x00. Pausing target processor: not responding. Resetting and trying again: FAILED. Leaving target processor paused
- Are there any problems related to the OpenCore Plus evaluation feature for IP cores in the Quartus II software version 7.1?
Feedback
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
