FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

10-Gbps Ethernet Reference Design

Home > Support > 10-Gbps Ethernet Reference Design

from Altera

View Literature
Download Reference Design



SOPC Builder Ready

The use of this design is governed by, and subject to, the terms and conditions of the Altera License Terms and Conditions for 10-Gbps Ethernet Reference Design.

Feature Rich

  • Complete 10-Gbps Ethernet intellectual property (IP) with all the necessary IP modules
    • 10-Gbit media access controller (MAC), XAUI physical coding sublayer (PCS), and XAUI physical medium attachment (PMA) 
  • Flexible IP options at synthesis for size and application optimization
    • MAC only, MAC + hard embedded or soft PCS + PMA, and soft PCS + PMA
    • Parameterizable FIFO (64 bytes to 64 KB) and non-FIFO options for low latency
    • Standard-based statistics counters supporting SNMP Management Information Base (MIB and MIB-II) and remote network monitoring (RMON)
    • Management data I/Os (MDIOs)
    • Error correction coding (ECC) option for internal memory in IP
  • Seamless external interface to external Ethernet PHY device
    • XAUI (4 bits at 3.125 Gbps) or XGMII (32 bits at 312.5 Mbps)
    • MDIO master interface for external PHY device management
  • High-performance internal system interfaces
    • Altera® Avalon®-Streaming (Avalon-ST) 64-bit interface for data transfer
    • Altera Avalon Memory-Mapped Interface (Avalon-MM) 32-bit slave interface for register access

Ease of Use

  • Complete 10-Gbps Ethernet protocol solution available to start your design quickly
    • Development boards
    • Reference design
    • IP functional simulation models for use in VHDL and Verilog HDL simulators supported by Altera 
    • Verification test bench and example design
  • Easy IP configuration and generation using Altera MegaWizard® Plug-in Manager GUI software
  • Easy system integration with Altera SOPC Builder software
  • Quick and easy licensing for your evaluation

Robust Solution

  • IEEE802.3ae-2005 Ethernet standard compliant 
  • Passed the University of New Hampshire Interoperability Lab (UNH) 10 Gigabit Ethernet tests of MAC, PCS, and PMA
  • Extensively verified in simulation and tested in hardware with third-party test equipment

Description

As the leading provider of 10-Gbps Ethernet in 40-nm FPGA devices, Altera offers a 10-Gbps Ethernet (10-GbE) reference design for designers to easily build systems with a very high throughput rate Ethernet connection. Altera 10-GbE consists of a 10-Gbit MAC and, optionally, a 10GBASE-X PCS and PMA. This IP function enables an Altera device to interface to an external 10-Gbit Ethernet PHY device, which, in turn, interfaces to the 10-Gbit Ethernet network.

The 10GBASE-X XAUI PCS option and XAUI interface can be implemented in hard silicon in Altera FPGAs with gigabit serial transceivers. Stratix® IV GT FPGAs are the first and only FPGAs that support 10-Gbit Ethernet with 10-Gbps serial transceivers to interface directly to 10-Gbps XFI modules, or through EDC chips to SFP+ modules depending on channel quality. Figures 1 and 2 illustrate examples of Altera 10-GbE reference designs with possible configurations in different Altera devices with XAUI, XGMII, and 10.3-Gbps XFI interfaces, respectively.

Figure 1. 10-GbE Reference Design in an Altera FPGA with XAUI or XGMII Interface

Figure 1. 10-GbE Reference Design in an Altera FPGA with XAUI or XGMII interface
View Full Size

Figure 2. 10-GbE Reference Design in Altera Stratix IV GT FPGA with 10-Gbps Serial Transceivers

Figure 2. 10-GbE Reference Design in Altera Stratix IV GT FPGA with 10Gbps Serial Transceivers
View Full Size

Protocol Solution

  • Data sheet
    • 10-Gbps Ethernet IP Data Sheet (PDF)
  • Step-by-step instructions to get started (PDF)
  • Detailed documentation
    • 10-Gbps Ethernet IP Functional Description (PDF)
  • Design examples and hardware demonstration 
    • 10-Gbps Ethernet Hardware Demonstration Reference Designs
  • Free online training: 10-Gbit Ethernet Design with Altera 40-nm Devices
  • For latest UNH test reports, contact your local Altera sales representative
  • Complete description of Altera device capabilities
    • Stratix IV FPGA
    • Arria® II GX FPGA
    • Cyclone IV FPGA 
    • HardCopy® IV ASIC
  • For other 10-Gbit solutions, see Altera Wireline Solutions

Performance

Typical expected performance and utilization figures for this core are provided in the 10-Gbps Ethernet IP Data Sheet (PDF).

Technical Support

For technical support on this reference design, please visit the 10-Gbps Ethernet Reference Design Support Center. Additional support is available in the Altera mySupport online issue tracking system. You may also search for related topics on this function in the Altera Solutions Database.

Reference Designs Disclaimer

These reference design illustrations may be used within Altera devices only and remain the copyrighted property of Altera Corporation.

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates