Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 By End Market
      Automotive
      Broadcast
      Computing
      Consumer
      Industrial & Military
      Wireless
      Wireline
  
 By Device
      Stratix IV
      Stratix III
      Stratix II
      Stratix II GX
      Stratix
      Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
      MAX II
  
 By Intellectual Property
      Embedded Processors
      Interfaces & Peripherals
      DSP
      Communications
  

Serial RapidIO to TI 6482 Digital Signal Processor Reference Design

from Altera Corporation

View Literature
Download Reference Design



OpenCore Plus Support
SOPC Builder Ready

Overview

The Serial RapidIO (SRIO) interoperability reference design provides an example interface connection between the Altera® RapidIO MegaCore® function and the Texas Instruments TMS320TCI6482 Digital Signal Processor. The reference design enables the evaluation of the SRIO MegaCore function for integration into an Altera FPGA.

In addition to demonstrating basic interoperability, the reference design includes link utilization measurement in all modes, at all SRIO data rates, and all supported packet sizes.

Features

  • Programs the SRIO MegaCore function to initiate write transaction types targeted to the TI 6482 Digital Signal Processor 
  • Programs the SRIO MegaCore function to any Serial RapidIO MegaCore 1x or 4x lane, data rate, and supported packet size variant
  • Includes support for gathering statistics
  • Connects a Stratix® II GX EP2SGX130 device on a BittWare Inc. GX-AMC card  to a Spectrum Digital, Inc. TI 6482 Digital Signal Processor Evaluation Module (EVM) which includes the Texas Instruments Code Composer Studio (CCS) software to program and monitor the TI 6482 processor
  • Step-by-step walk-through instructions and complete design files (including Quartus® II archive)

Demonstrated Altera Technology

  • Stratix II GX FPGAs
  • Altera Serial RapidIO MegaCore IP

Figure 1. Serial RapidIO Interoperability with TI 6482 Digital Signal Processor Reference Design

Figure 1. Serial RapidIO Interoperability with TI 6482 DSP Reference Design

Related Links

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback