FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Format Conversion Reference Design

Home > Support > Reference Designs > Broadcast > Format Conversion Reference Design

from Altera Corporation

View Literature
Request Reference Design



SOPC Builder Ready

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Altera’s image format conversion design delivers two-channel high-quality up, down, and cross conversion of standard-definition and high-definition video streams in interlaced or progressive format. This design is verified in hardware, and a demonstration is available from your local Altera® field applications engineer (FAE).

The format conversion design illustrated in Figure 1 implements image format conversion for two channels of video. The design ingests video over two serial digital interface (SDI) channels, which can handle standard definition (SD), high definition (HD), or 3G-SDI (full HD). The converted image is mixed and displayed over digital video interface (DVI). The design uses Altera’s intellectual property (IP) for SDI and video and image processing functions.

Image format conversion is a commonly used function in various broadcast infrastructure systems, such as servers, switchers, head-end encoders, and specialty studio displays. The need for image format conversion is driven by the multitude of input image formats that must be converted to HD or a different resolution before they can be stored, encoded, or displayed.

Block Diagram

Figure 1 shows the format conversion reference design (v1) block diagram.

Figure 1. Format Conversion Reference Design 

Figure 1. Format Conversion Reference Design

View Full Size

Features and Benefits

  • Two-channel up/down/cross conversion: Polyphase scaling, motion adaptive deinterlacing, mixing, and frame-rate conversion for resolutions up to 1080p
  • SDI input (sd/hd/3g-SDI), interlaced, and progressive support
  • DVI out, support for 480p/720p/1080p (run-time configurable)
  • Software configurable to speed up design cycles
  • High-speed DDR2 memory interfaces
  • Demonstration on Stratix® II GX Audio Video Development kit

Output is run-time configurable to 480p/720p/1080p resolution. For more information on this core, contact your local Altera sales representative.

Related Links

  • VIP user guide (PDF)
  • Stratix II GX Audio Video Development kit (PDF)

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates