FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

ADI Parallel Port SDRAM Controller Reference Design

Home > Support > Reference Designs > Industrial & Military > ADI Parallel Port SDRAM Controller Reference Design

from Altera Corporation

View Literature
Download Reference Design



Overview

The ADI parallel port SDRAM controller reference design connects SDRAM to the parallel port of an Analog Devices Incorporated (ADI) ADSP-2126x Sharc digital signal processor and is implemented in Altera®  FPGAs and CPLDs. Altera supplies the reference design as Verilog HDL source code. The reference design includes a testbench that allows you to test the Verilog HDL source code. The purpose of this reference design is to demonstrate that Altera devices provide a low cost SDRAM interface for ADI Sharc digital signal processors.

Features

  • Runs on the ADDS-21261/Cyclone® FPGA evaluation kit (see below)
  • Requires 250 to 300 logic elements, no RAM, and 49 pins
  • SDRAM controller supports the 8-bit mode of the ADSP-2126x parallel port
  • Digital signal processing (DSP) core clock CCLK has a maximum frequency of 200 MHz
  • Memory controller supports operation at 66 Mbps

Demonstrated Altera Technology

  • Cyclone
  • Cyclone II

Block Diagram

Figure 1. ADI Parallel Port SDRAM Controller Reference Design

Altera, Analog Devices, and Danville Signal Processing have created a hardware evaluation kit called the ADDS-21261/Cyclone that provides designers with the ability to evaluate a DSP+FPGA combination for a broad range of applications such as professional audio equipment, radar and navigation systems, software-based radios, industrial test and measurement equipment, medical instrumentation, video conferencing, voice recognition, and noise cancellation.

The ADDS-21261/Cyclone uses an Analog Devices ADSP-21261 SHARC Processor in combination with an EP1C3. Also included in the evaluation kit is Quartus® II Web Edition design software, an evaluation version of Analog Devices’ VisualDSP++, and design examples.

For more information, see http://www.analog.com/Analog_Root/static/promotions/cyclone/index.html. Also, see the ADI Parallel Port SDRAM Controller Application Notefor more details.

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates