Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 By End Market
      Automotive
      Broadcast
      Computing
      Consumer
      Industrial & Military
      Wireless
      Wireline
  
 By Device
      Stratix IV
      Stratix III
      Stratix II
      Stratix II GX
      Stratix
      Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
      MAX II
  
 By Intellectual Property
      Embedded Processors
      Interfaces & Peripherals
      DSP
      Communications
  

High-Performance EMIF Bridge Core Reference Design

from Altera Corporation

View Literature
Download Reference Design



The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Overview

The high-performance EMIF bridge core reference design provides a connection between an Altera FPGA and the external memory interface (EMIF) of Texas Instruments (TI) TMS320C64x family of digital signal processors. The EMIF bridge core decodes external EMIF accesses and converts and forwards those accesses to the appropriate internal FPGA resource. Both digital signal processing (DSP) memory accesses and direct memory access (DMA) transfer operations are supported. The reference design is supplied with Verilog HDL.

Features

  • Supports synchronous operation up to 133 MHz delivering new data every cycle
  • Configurable as either EMIF A (32-bit or 64-bit data width) or EMIF B (16-bit width only)
  • High-speed interface for developing FPGA co-processor systems

Demonstrated Altera Technology

Block Diagram

Atlantic™ interfaces connect the FIFO buffers between the bridge and the internal application specific function. One FIFO buffer provides a read path and the other a write path to the internal FPGA function. The bridge Avalon® interface provides access to the configuration registers in the FIFO buffers. The Avalon interface can connect to any internal resource that has an Avalon interface via an Avalon bus module.

Figure 1 shows a high-level block diagram of the reference design.

Figure 1. High-Performance EMIF Bridge Core Block Diagram

Figure 1. EMIF block diagram

Related Links

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback