Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 By End Market
      Automotive
      Broadcast
      Computing
      Consumer
      Industrial & Military
      Wireless
      Wireline
  
 By Device
      Stratix IV
      Stratix III
      Stratix II
      Stratix II GX
      Stratix
      Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
      MAX II
  
 By Intellectual Property
      Embedded Processors
      Interfaces & Peripherals
      DSP
      Communications
  

QR Matrix Decomposition Reference Design

from Altera Corporation

View Literature



Please contact your local Altera sales representative for a copy of this reference design. The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Overview

The QR matrix decomposition (QRD) reference design implements QR matrix decomposition, sometimes referred to as orthogonal matrix triangularization. The basic operation is the decomposition of a matrix (A) into an orthogonal matrix (Q) and an upper triangular matrix (R). QRD is useful for solving least squares’ problems and simultaneous equations that are increasingly important for applications such as multiple-input multiple-output (MIMO), digital pre-distortion (DPD), channel estimation, and joint detection.

The QRD reference design uses the well-known systolic array and CORDIC to perform the Givens rotation algorithm, which is well suited for FPGAs. Using a common method of back substitution, a full QRD-RLS algorithm can be easily realized in Altera® devices, providing an optimized and cost-effective hardware implementation.

Features

  • Run time configurable QRD and QRD-RLS implementation
  • Run time configurable support for different input matrix size decompositions
  • Run time configurable support for single matrix decomposition or parallel multiple matrix decompositions
  • Run time configurable support for one or more output columns of data
  • Fixed-point implementation for real or complex data
  • Bit-accurate configurable MATLAB model and MATLAB testbench
  • Register transfer level (RTL) design written in VHDL
  • ModelSim® VHDL self-checking testbench
  • Sample data sets for different configurations of QRD design

Demonstrated Altera Technology

Block Diagram

Figure 1. QRD Design Block

Figure 1. QRD Design Block

Related Links

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback