FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

IBIS File Instructions

Home > Support > Design Software > Download > IBIS File Instructions

All Altera IBIS files include package resistance (R), inductance (L), and capacitance (C) data for only one device package. For example, you can only find EP1S25F780 package data in the Stratix IBIS file. For packages of the same device, these values need to be changed. The complete set of package RLC values for a device family can be downloaded at: http://www.altera.com/support/software/download/ibis/ibs-ibis_index.jsp.

Setting Up the Package RLC Values in IBIS

The following example shows how to perform simulations using the resistance, capacitance and inductance data for Stratix EP1S10 484-pin FineLine BGA (EP1S10F484) device package.

The Stratix IBIS file (stratix.ibs) includes package resistance, inductance and capacitance (RLC) information for EP1S25F780 device package. The package RLC values are placed under [Package] keyword of the IBIS file. For other packages of the same device, these values need to be changed. To set up an IBIS file for EP1S10F484 device, perform the following steps:

  1. Download the Stratix IBIS model (stratix_models.xls) and its RLC values package (stratix_rlc.xls) at the http://www.altera.com/support/software/download/ibis/ibs-ibis_index.jsp.
  2. Open the model in a text editor.
  3. Find the values for this device package combination (EP1S10F484) in the stratix_rlc.xls file:

    Resistance    typ=0.17Ω     min=0.07Ω     max=0.33Ω
    Inductance    typ=1.95nH    min=1.15nH    max=3.12nH
    Capacitance   typ=0.52pF    min=0.29pF    max=0.87pF


  4. Substitute these values in the Stratix IBIS model file in the [Package] section (the rest of the sections remain unchanged), as shown in bold below:

    [Package]
    variable       typ           min         max
    R_pkg           0.17          0.07        0.33
    L_pkg           1.95nH        1.15nH      3.12nH
    C_pkg           0.52pF        0.29pF      0.87pF

    [Pin] signal_name   model_name   R_pin   L_pin   C_pin

    1    1s_gtl25_io   1s_gtl25_io            
    ...  ...           ...     
     
    [Model]   1s_gtl25_io            
    .
    .
    [End]

  5. Save the model with your changes. The model is now ready to use.

If you have any questions or concerns about the contents of these, please visit Altera's mySupport web site.

Rate This Page


  • Products
    • Quartus II
      • Basic Design Flow
        • Create Project
        • Make Assignments
        • Compile Designs
        • Analyze Results
        • Modify Settings
        • Assign Pins
    • SOPC Builder
    • MAX+PLUS II
    • ModelSim-Altera
  • Resource Centers
    • Overview
    • Installation & Licensing
    • Scripting
    • Board Design & I/O
    • Design Entry & Planning
    • Synthesis & Netlist Viewers
    • Incremental Compilation
    • Optimization
    • Power Management
    • TimeQuest Timing Analyzer
      • Clock Analysis
      • Exceptions
      • Collections
      • GUI Features
    • Classic Timing Analyzer
    • Simulation & Verification
    • On-Chip Debugging
    • HardCopy Design
    • EDA Tool Support
  • Software Resources
    • OS Support
    • Driver Installation
  • Download & Licensing
    • Download
    • Licensing
      • Licensing FAQ
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates