The following topics describe how to use a variety of Cadence tools as part of a complete design flow that includes the
Open a printable version of all topics listed on this page.
Setting Up the MAX+PLUS II/Cadence Working Environment
- Software Requirements
- Setting Up the MAX+PLUS II/Cadence Concept Work Environment for a Sun SPARCstation Running SunOS Software
- MAX+PLUS II/Cadence Interface File Organization
- MAX+PLUS II Directory Structure
- Concept & RapidSIM Local Work Area Directory Structure
- Concept & HDL Direct Project Directory Structure
- Composer Project File Directory Structure
- Altera-Provided Logic & Symbol Libraries
- Compiling the VITAL Library for Use with Leapfrog Software
- Compiling the alt_mf Library
Design Flow for All Cadence Tools
Design Entry
-
Design Entry Flow
-
Concept
- Creating Concept Schematics for Use with MAX+PLUS II Software
- Entering Resource Assignments
- Performing a Functional Simulation of a Concept Schematic with the hdlconfig Utility & Verilog-XL Software
- Performing a Functional Simulation of a Concept Schematic with VerilogLink & Verilog-XL Software
- Creating Hierarchical Projects in Concept Schematics
- Converting Concept Schematics into MAX+PLUS II-Compatible EDIF Netlist Files with the concept2alt Utility
-
Composer
- Creating Composer Schematics for Use with MAX+PLUS II Software
- Entering Resource Assignments
- Performing a Functional Simulation of a Composer Schematic with Verilog-XL Software
- Creating Hierarchical Projects in Composer Schematics
- Converting Composer Schematics into MAX+PLUS II-Compatible EDIF Netlist Files with the altout Utility
-
VHDL
-
Verilog HDL
Synthesis & Optimization
-
VHDL
- Synthesizing & Optimizing VHDL Files with Synergy Software
- Converting VHDL Designs into MAX+PLUS II-Compatible EDIF Netlist Files with the vlog2alt or altout Utility
-
Verilog HDL
Compilation
Simulation
- Project Simulation Flow
- Initializing Registers in VHDL & Verilog Output Files for Power-Up before Simulation
- Performing a Timing Simulation with RapidSIM Software
- Performing a Timing Simulation with Verilog-XL Software
- Performing a Timing Simulation with Leapfrog Software
Device Programming
Related Links:
- MAX+PLUS II Development Software
- Altera Programming Hardware
- Cadence web site (http://www.cadence.com)
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

