Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Design Entry & Planning
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Compiling the VITAL Library for Use with Leapfrog Software

If you wish to use MAX+PLUS® II-generated Standard Delay Format (SDF) Output Files (.sdo) that contain timing information when performing post-compilation timing simulation with Leapfrog software, you must first compile the VITAL library source files. The VITAL Timing and Primitive package files are located in the $CDS_INST_DIR/tools/leapfrog/files/IEEE.src directory.

To compile the alt_vtl library, follow these steps:

  1. Be sure to set up your working environment correctly, as described in Setting Up the MAX+PLUS II/Cadence Working Environment. For example, you must ensure that the appropriate directories are specified in the cds.lib file that is located in your working directory.

  2. Create a VHDL design, as described in Creating VHDL Designs for Use with MAX+PLUS II Software and save it in your working directory.

  3. Change to the alt_vtl directory by typing cd /usr/maxplus2/simlib/concept/alt_vtl Enter at the UNIX prompt.

  4. Edit the hdl.var file located in your working directory to include the following line:

    DEFINE WORK alt_vtl Enter

  5. Create the /usr/maxplus2/simlib/concept/alt_vtl/lib directory.

  6. Type the following commands at the UNIX prompt from the /usr/maxplus2/simlib/concept/alt_vtl directory to compile the library:

    cv -message -file alt_vtl.vhd Enter
    cv -message -file alt_vtl.cmp Enter
<<<<<<< alt_vtl.htm

Technical Feedback

=======

Feedback

>>>>>>> 1.7

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback