If you wish to use
To compile the alt_vtl library, follow these steps:
- Be sure to set up your working environment correctly, as described in Setting Up the MAX+PLUS II/Cadence Working Environment. For example, you must ensure that the appropriate directories are specified in the cds.lib file that is located in your working directory.
- Create a VHDL design, as described in Creating VHDL Designs for Use with MAX+PLUS II Software and save it in your working directory.
- Change to the alt_vtl directory by typing
cd /usr/maxplus2/simlib/concept/alt_vtl
at the UNIX prompt.
- Edit the hdl.var file located in your working directory to include the following line:
DEFINE WORK alt_vtl
- Create the /usr/maxplus2/simlib/concept/alt_vtl/lib directory.
- Type the following commands at the UNIX prompt from the /usr/maxplus2/simlib/concept/alt_vtl directory to compile the library:
cv -message -file alt_vtl.vhd
cv -message -file alt_vtl.cmp
Technical Feedback
=======Feedback
>>>>>>> 1.7Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
