Converting Verilog HDL Designs into MAX+PLUS II-
Compatible EDIF Netlist Files with the vlog2alt Utility
You can use the vlog2alt utility to convert your Verilog HDL design into an EDIF netlist file. This file can then be imported into the
MAX+PLUS® II software as an EDIF Input File with the extension .edf.
To convert a Verilog HDL design into an EDIF netlist file, follow these steps:
- Be sure to set up your working environment correctly, as described in Setting Up the MAX+PLUS II/Cadence Working Environment.
- Synthesize and optimize your Verilog HDL design with Synergy, as described in Synthesizing & Optimizing Verilog HDL Files with Synergy Software.
To convert your Verilog HDL design into an EDIF netlist file, type the following command at the UNIX prompt from your working directory:
vlog2alt <design name> -rundir max2 -vfiles <design name>.run1/syn.v 
- Process the <design name>.edf file with the MAX+PLUS II Compiler, as described in Compiling Projects with MAX+PLUS II Software.
Installing the Altera-provided MAX+PLUS II/Cadence interface on your computer automatically creates the following sample Verilog HDL files:
- /usr/maxplus2/examples/cadence/example11/count8.v
- /usr/maxplus2/examples/cadence/example13/rom_test.v
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
Literature
> 
