FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Instantiating LPM Functions in Design Architect Schematics

Home > Support > Design Software > Instantiating LPM Functions in Design Architect Schematics

Design Architect software allows you to instantiate functions included in the library of parameterized modules (LPM) from the ALTERA LPMLIB library.

Go through the following steps to instantiate LPM functions in a Design Architect schematic:

  1. While you are entering your Design Architect schematic, choose Altera Libraries (Library menu).
  2. Choose ALTERA LPMLIB (Altera Libraries menu).
  3. Choose from the available LPM functions on the ALTERA GENLIB menu.
  4. In the LPM_<function name> dialog box, specify appropriate values for the variables displayed for the LPM function you chose in step 3. Make sure that any hexadecimal (Intel-format) file that you use to specify the initial content of a memory function does not have the same name as the design file name. Choose Megafunctions/LPM from the MAX+PLUS II Help menu for detailed information on LPM functions.
  5. Choose OK to generate a symbol for the LPM function you chose in step 3 and a corresponding VHDL simulation model.
  6. Continue with the steps necessary to complete your Design Architect schematic, as described in Creating Design Architect Schematics for Use with MAX+PLUS II Software.
  7. When you save the schematic, the Design Architect software will ask whether you want to compile the LPM model. Choose YES if you want to compile the VHDL code for the LPM functions. The software will automatically select the corresponding compiler: System 1076 for B.(x) releases and QuickHDL compilers for releases C.1 and later.

Installing the Altera®­provided MAX+PLUS II/Mentor Graphics/Exemplar Logic interface on your computer automatically creates the sample Design Architect schematic file /usr/maxplus2/examples/mentor/example7/fifo, which includes LPM instantiation.


Feedback

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
Rate This Page


  • Products
    • Quartus II
      • Basic Design Flow
        • Create Project
        • Make Assignments
        • Compile Designs
        • Analyze Results
        • Modify Settings
        • Assign Pins
    • SOPC Builder
    • MAX+PLUS II
    • ModelSim-Altera
  • Resource Centers
    • Overview
    • Installation & Licensing
    • Scripting
    • Board Design & I/O
    • Design Entry & Planning
    • Synthesis & Netlist Viewers
    • Incremental Compilation
    • Optimization
    • Power Management
    • TimeQuest Timing Analyzer
      • Clock Analysis
      • Exceptions
      • Collections
      • GUI Features
    • Classic Timing Analyzer
    • Simulation & Verification
    • On-Chip Debugging
    • HardCopy Design
    • EDA Tool Support
  • Software Resources
    • OS Support
    • Driver Installation
  • Download & Licensing
    • Download
    • Licensing
      • Licensing FAQ
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates