Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools    Simulation Tools    Formal Verification Tools    Timing Analysis Tools    Physical Synthesis Tools    Board Level Tools     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > Quartus II Interface > Start EDA Netlist Writer Command (Processing Menu) Print This Page Subscribe to Email Start EDA Netlist Writer Command (Processing Menu) You access this command by pointing to Start in the Processing menu, and then clicking Start EDA Netlist Writer.   You can use the EDA Netlist Writer module to generate VHDL Output Files (.vho), Verilog Output Files (.vo), and Standard Delay Format Output Files (.sdo) for a design. You can compile a design and then specify different EDA tool settings and regenerate the netlist files without recompiling the design. You can also use this command to generate the following types of files: Stamp model files PartMiner XML-Format Files (.xml) FPGA Xchange-Format Files (.fx) for symbol generation in board-level verification tools IBIS Output Files (.ibs) HSPICE Simulation Deck Files (.sp) Script files to generate Value Change Dump File (.vcd) in EDA simulation tools   Note: If you use this command after the design source files change after compilation, the Quartus II software generates the output netlist files with the data from the last compilation.   You can also generate netlist files for use by third-party EDA tools with the MegaWizard Plug-in Manager. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation