Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools    Simulation Tools    Formal Verification Tools    Timing Analysis Tools    Physical Synthesis Tools    Board Level Tools     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > Quartus II Interface > Specifying Options for Running the PrimeTime Software Print This Page Subscribe to Email Specifying Options for Running the PrimeTime Software To specify options for running the Synopsys PrimeTime software in GUI or shell mode on UNIX workstations after compilation in the Quartus II software: On the Assignments menu, click Settings. Specify the design entry or synthesis tool. In the Category list, select Timing Analysis under EDA Tool Settings. In the Tool name list, select the PrimeTime software. Turn on Run this tool automatically after compilation. If your operating system is UNIX, you have the option to click More Settings. If you want the Quartus II software to launch the PrimeTime software in GUI or shell mode, select PrimeTime GUI or PrimeTime Shell under Launch tool. If you want to specify a Synopsys Design Constraints File (.sdc) to specify additional timing constraints, type or browse to locate the name of the file in the SDC file box. Click OK.     Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation