Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Using the NativeLink Feature with Other EDA Tools

btnshowall.gif

NativeLink allows you to set up the Quartus II software to automatically launch third-party EDA software. The Quartus II software invokes the specified EDA tool via NativeLink integration, you can then perform tasks such as design entry/ synthesis, physical synthesis, simulation, timing analysis, and generating board-level output files. All EDA tool settings are configured automatically by the Quartus software.

 

click to expandTo run an EDA design entry or synthesis tool to synthesize a design as part of a normal compilation in the Quartus II software:

  1. If you have not already done so, create a new project or open an existing project.

  2. Specify EDA tool settings. Make sure you turn on Run this tool automatically to synthesize the current design in the Design Entry and Synthesis page under EDA Tool Settings in the Settings dialog box.

  3. Compile the design. The Quartus II software creates a tool-specific work directory in the current project directory and runs the EDA synthesis tool in command-line mode to synthesize the design. The EDA synthesis tool generates an EDIF Input File (.edf) or Verilog Quartus Mapping File (.vqm), which the Quartus II software then compiles.

  1. Note: You can also run an EDA design entry/synthesis tool from within the Quartus II software by using the Start EDA Synthesis command.

click to expandTo run an EDA simulation or timing analysis tool automatically after a compilation in the Quartus II software:

  1. If you have not already done so, create a new project or open an existing project.

  2. Specify EDA tool settings. Make sure you turn on Run gate-level simulation automatically after compilation in the Simulation page or Run this tool automatically after compilation in the Timing Analysis page under EDA Tool Settings in the Settings dialog box.

Note: You can run the Synopsys VCS MX and PrimeTime software automatically from within the Quartus II software only on UNIX workstations.

  1. Compile the design. If you specified an EDA simulation tool, the Quartus II software creates a simulation work directory, compiles the appropriate design files and simulation libraries, and launches the EDA simulation tool.

  2. If you specified the PrimeTime software as the timing analysis tool, the Quartus II software launches the PrimeTime software in user interface or shell mode, and runs a Quartus II–generated Tcl Script File (.tcl), to set up the design for timing analysis in the PrimeTime software.

  1. Note: You can also run EDA simulation and timing analysis tools manually from within the Quartus II software with the EDA RTL Simulation Tool,EDA Gate-Level Simulation Tool, or Run EDA Timing Analysis Tool commands.

 

 

  Please Give Us Feedback