Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

HSPICE Simulation Deck File (.sp) Definition


An ASCII text file (with the extension .sp) that contains an HSPICE Simulation Deck for a specific pin, generated by the Quartus II software for performing board-level signal integrity verification of Altera devices with other EDA tools.

An HSPICE Simulation Deck includes a physical description of a circuit and the conditions under which to simulate the circuit. The physical description includes a list of circuit elements and the connectivity between the elements. Additionally, voltage and current sources may be included that provide stimulus to the circuit. Simulation of this circuit is meant to provide data relevant timing, power, and signal integrity analysis.

The Quartus II software can generate HSPICE Simulation Deck files for all I/O standards. For the Stratix II GX device family, the Quartus II software can generate HSPICE Simulation Deck files for all I/O standards except high-speed transceiver standards.

The HSPICE writer can generate HSPICE Simulation Deck files for every I/O in a design. For Cyclone III devices, the HSPICE writer can generate HSPICE Simulation Deck files for outputs pins only. Each HSPICE Simulation Deck is automatically configured to implement settings and assignments made to the relevant pin and is ready for simulation in HSPICE 2003.9-SP1 or higher with the corresponding device I/O Buffer Encrypted HSPICE Models.

You can direct the Compiler to generate an HSPICE simulation deck file after successful compilation by selecting HSPICE in the Board-Level Signal Integrity Analysis section of the Board-Level page of the EDA Tool Settings dialog box. The Compiler places the generated HSPICE Simulation Deck file in the /<project directory>/board/hspice directory by default. The file name of the HSPICE Simulation Deck file is <device_name>_<pin_name>_<signal_name>_<in/out>.sp. For bidirectional pins, the HSPICE writer produces both an input and output HSPICE Simulation Deck file.

 

Note: The HSPICE writer is only available for supported device (Cyclone III, HardCopy, Stratix II, and Stratix II GX) families.

 

  Please Give Us Feedback