Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Synopsys Design Constraints File (.sdc) Definition


An ASCII text file (with the extension .sdc) that contains design constraints and timing assignments in the industry-standard Synopsys Design Constraints format. The constraints in a Synopsys Design Constraints File are described using the Tcl tool command language and follow Tcl syntax rules.Standard Delay Format Output File (.sdo) Definition

You must create an SDC File to specify timing constraints when running the TimeQuest Timing Analyzer. You can create an SDC File by either entering Tcl commands in the Console or with the commands and dialog boxes in the TimeQuest analyzer's graphical user interface. The SDC File should only contain SDC commands. You can use Tcl statements, but only those from the ::quartus::sdc 1.0 package.

You can create an SDC File to specify timing constraints when running the Synopsys PrimeTime software from within the Quartus II software on UNIX workstations. You can specify the name of the SDC File in the More Timing Analysis Settings dialog box, which is available from the Timing Analysis page under EDA Tool Settings in the Settings dialog box. You can also use SDC Files with the Mentor Graphics Precision RTL Synthesis software to specify design constraints.

The SDC File that is defined in the Synopsys Design Constraints format is different from the Synplify Design Constraints File (even though both files share the same file extension).

 

  Please Give Us Feedback