Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Stamp model files Definition


Files that contain timing information for performing a board-level timing analysis (with the extensions .data, .mod, and .lib) that are generated by the Quartus II software. Stamp model files can be imported into the Mentor Graphics Tau software.

You can specify that the Quartus II software generates these files by selecting STAMP in the Board-Level Timing Analysis section of the Board-Level page of the EDA Tool Settings dialog box.

The Quartus II software places the files it generates into the \<project_directory>\timing\stamp directory by default after compilation. The file names are the top-level design entity name with a "_board" appended to the project name and a .data or .mod extension (that is, <design name>_board.data or <design name>_board.mod). These files can then be imported into the Tau software for board-level timing analysis.

 

  Please Give Us Feedback