Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Design Entry & Planning
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
          Design Compiler
          DC FPGA
          FPGA Compiler II
          LeonardoSpectrum
          Precision RTL Synthesis
          Synplify
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Creating a Design for Use with the FPGA Compiler II Software

You can create VHDL Design Files (.vhd) and Verilog Design Files (.v) with the Quartus II Text Editor or another standard text editor for use with the Synopsys FPGA Compiler II software.

To create a Verilog HDL or VHDL design for use with the FPGA Compiler II software:

  1. If you have not already done so, set up the FPGA Compiler II working environment.

  2. Enter a VHDL or Verilog HDL design in the Quartus II Text Editor or another standard text editor and save it in your working directory.

  3. Describe your design using FPGA Compiler II-supported Verilog HDL or VHDL constructs. For information on synthesizable Verilog HDL or VHDL constructs, refer to the online HDL Reference Manual provided with the FPGA Compiler II software. The Quartus II software supports all LPM functions except the truth table, finite state machine, and pad functions. The FPGA Compiler II software supports all LPM megafunctions that are supported in the Quartus II software except the lpm_and, lpm_or, lpm_xor, and lpm_mux functions.

  1. To use megafunctions in the design, use the MegaWizard Plug-In Manager to generate and instantiate a megafunction variation. You can use the MegaWizard Plug-In Manager to create content-addressable memory (CAM), ClockLock PLL, LVDS, or RAM functions. The following topics show how to create and instantiate some of these functions.

Note: You can instantiate MegaCore functions offered by Altera or by members of the Altera Megafunction Partners Program (AMPP). The OpenCore feature in the Quartus II software allows you to instantiate, compile, and simulate MegaCore functions before deciding whether to purchase a license for full device programming and post-compilation simulation support.

  1. To continue with the FPGA Compiler II design flow, proceed to Setting Up a Project with the FPGA Compiler II Software.

  Please Give Us Feedback