Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools           DK Design Suite           Design Compiler           LeonardoSpectrum           Precision RTL Synthesis           Synplify    Simulation Tools    Formal Verification Tools    Timing Analysis Tools    Physical Synthesis Tools    Board Level Tools     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > Synthesis Tools > Precision RTL Synthesis > Assigning Design Constraints with the Precision RTL Synthesis Software Print This Page Subscribe to Email Assigning Design Constraints with the Precision RTL Synthesis Software You assign design constraints in the Precision RTL synthesis software by creating a Synopsys Design Constraints File (.sdc) that contains the design constraints and adding it to the project. You can also set design constraints in the Precision RTL Synthesis software. The Precision RTL Synthesis software then creates a <design name>_constraints.sdc Synopsys Design Constraint File in the current project directory. To set design constraints in the Precision RTL Synthesis software user interface: If you have not already done so, set up a project with the Precision RTL Synthesis software. To create clock(s) for the design and set clock attributes: In the Design Hierarchy window, click the + icon to expand the Clocks folder. To create a clock and set clock constraints for a specific clock, right-click on the clock, and click Set Clock Constraints. To set additional attributes for a specific clock, right-click on the clock, and click Set Attributes. To set timing and mapping constraints on ports: In the Design Hierarchy window, expand the Ports folder. Expand the Inputs or Outputs folder. Right-click a specific port and click Set Input Constraints or Set Output Constraints. The Port Constraints dialog box appears. Use the Port Constraints dialog box to set timing and mapping constraints, including pin numbers, I/O standards, and I/O pads. You can also right-click on a specific port and click Force Register into I/O to force registers to be moved into I/O elements during synthesis. To disable I/O pad insertion on I/O pins in the design during synthesis: Click Set Options. The Synthesis Options dialog box appears. Select Optimization. Turn off Add IO Pads. Click OK. To continue with the Precision RTL Synthesis design flow, generate EDIF Netlist Files with the Precision RTL Synthesis software.     Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation