Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools    Simulation Tools    Formal Verification Tools    Timing Analysis Tools           PrimeTime    Physical Synthesis Tools    Board Level Tools     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > Timing Analysis Tools > PrimeTime Print This Page Subscribe to Email About Using the PrimeTime Software with the Quartus II Software You can use the Synopsys PrimeTime software to perform a timing verification of a Verilog Output File (.vo) after compilation with the Quartus II software. The Quartus II software also generates a Tcl Script File (.tcl), which sets up the PrimeTime environment for performing a timing verification. The following topics describe the typical flow for to perform a timing verification with the PrimeTime software: Set up the PrimeTime working environment Perform a timing verification with the PrimeTime software Note: You can run the PrimeTime software automatically from within the Quartus II software using the NativeLink feature only on UNIX workstations.   More information is available on other EDA timing tools on the Altera website.     Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation