Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
          Incisive Conformal
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

About Using the Encounter Conformal Software with the Quartus II Software

You can use the Cadence Encounter Conformal software to perform formal verification of a Synplicity Synplify-generated Verilog Quartus Mapping File (.vqm) and a corresponding post-fit Verilog Output File (.vo) generated by the Quartus II software.

The following topics describe the typical flow to perform formal verification using the Quartus II software and the Encounter Conformal software:

  1. Set up the Encounter Conformal working environment

  2. Perform formal verification with the Encounter Conformal software

  3. Perform formal verification with Quartus II Integrated Synthesis and the Encounter Conformal software

You can also use Quartus II Integrated Synthesis to synthesize a design and then perform an RTL to gate-level equivalence verification using the Encounter Conformal software. The Encounter Conformal software compares the RTL netlist (described in Verilog HDL or VHDL) to the Quartus II-generated gate-level, post-fit Verilog Output File for functional equivalence.

Refer to the Design Guidelines for Using Quartus II Integrated Synthesis and the Encounter Conformal Software topic for design guidelines to avoid mismatches when performing formal verification.

 

weblink.gif

More information is available on other EDA formal verification tools on the Altera website.

 

 

  Please Give Us Feedback