Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport  

 Products
   Quartus II
       Basic Design Flow
               Create Project
               Make Assignments
               Compile Designs
               Analyze Results
               Modify Settings
               Assign Pins
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Design Entry & Planning
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Modify Settings to Improve Results

To improve timing or optimize area in the Quartus® II software, you can change assignment settings by using the Assignment Editor or by changing timing requirements in the Timing Wizard.

Timing Analysis

The timing settings are saved in a project-specific file called a Quartus II Settings File (.qsf). For an explanation of the equations used to analyze the timing of the design, see the Quartus II Timing Analysis (PDF) chapter of the Quartus II Handbook. If the path is not meeting timing requirements, it will be displayed in red. (Note: In the Quartus II software user interface, most text in red is a warning sign that something is incorrect.) You can right-click on the red text, select List Paths from the menu, and then expand to see the exact path in the Messages window. You can also right-click on a path in the Timing Analysis window and in the Locate submenu, choose Locate in Timing Closure Floorplan to see where the nodes were placed in the device.

Back to Design Flow    Continue to Assign Pins

  Please Give Us Feedback