Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

Products    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     Resource Centers       Overview       Installation & Licensing       Scripting       Board Design & I/O       Design Entry & Planning       Synthesis & Netlist Viewers       Incremental Compilation       Optimization       Power Management    TimeQuest Timing Analyzer       Classic Timing Analyzer       Simulation & Verification       On-Chip Debugging       HardCopy Design     Software Resources       OS Support       Driver Installation     Download & Licensing       Download    Licensing     Quartus II EDA Support       Quartus II Interface    Synthesis Tools    Simulation Tools    Formal Verification Tools    Timing Analysis Tools    Physical Synthesis Tools    Board Level Tools     Legacy Sw. EDA Support       View by Vendor       View by Tool       View by Function

Home > Support > Design Software > SOPC Builder > Avalon Component Interfaces Supported in the Component Editor Version 7.2 and Later Print This Page Subscribe to Email Avalon Component Interfaces Supported in the Component Editor Version 7.2 and Later Table 1 shows the Avalon interfaces supported by the component editor. Table 1. Current Avalon Interfaces Supported by the Component Editor Interface Type Default Name Description New Interface in v7.2 Master avalon_master or m0 Defines an Avalon master port interface. - Slave avalon_slave or s0 Defines an Avalon slave port interface. - Tri-State Slave avalon_tristate_slave Defines an Avalon tri-state port interface. - Clock Input clock or clock_sink Defines a clock and reset input interface for a component. Y Clock Output clock_source Defines a clock and reset output interface for components that generate clocks for SOPC Builder systems. Y Conduit Output or Input conduit_start or conduit_end Used for exporting signals to the top level of SOPC Builder systems. Conduit output and input interfaces are identical and imply no signal direction for the conduit interface. Conduits can contain input, output, and bidirectional signals. Y Interrupt Sender interrupt_sender Defines an interrupt output signal and the Avalon slave interface that is associated with generating the interrupt signal. Y Interrupt Receiver interrupt_receiver Defines an interrupt input signal and the Avalon master interface that is associated with receiving interrupt signals. Y Streaming Source avalon_streaming_source Defines an Avalon streaming source port interface. Y Streaming Sink avalon_streaming_sink Defines an Avalon streaming sink port interface. Y The global signals interface is no longer supported in SOPC Builder component editor version 7.2 and later. Signals that used the global signals interface can use the clock input for clock and reset signals and the conduit interface for exporting signals to the top level of SOPC Builder systems. The following interfaces that appear in the component editor interfaces selection menu (version 7.2) should not be used and will be removed in version 8.0. The following interfaces are not used by SOPC Builder: avalon_tristate_master—Avalon tri-state masters are only used for tri-state bridges. Simple Clock (input and output)—used the clock (input or output) interface instead. Reset (input and output)—used the clock (input or output) interface to assign the reset signal for each component. The reset signal needs to be synchronized to a system clock for each component. Complex. Wire. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation