Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 Resource Centers
      Overview
      Installation & Licensing
      Scripting
      Board Design & I/O
      Design Entry & Planning
      Synthesis & Netlist Viewers
      Incremental Compilation
      Optimization
      Power Management
   TimeQuest Timing Analyzer
      Classic Timing Analyzer
      Simulation & Verification
      On-Chip Debugging
      HardCopy Design
  
 Software Resources
      OS Support
      Driver Installation
  
 Download & Licensing
      Download
   Licensing
  
 Quartus II EDA Support
      Quartus II Interface
   Synthesis Tools
   Simulation Tools
   Formal Verification Tools
   Timing Analysis Tools
   Physical Synthesis Tools
   Board Level Tools
  
 Legacy Sw. EDA Support
      View by Vendor
      View by Tool
      View by Function
  

Classic Timing Analyzer Resource Center

The Quartus® II software includes the classic timing analyzer that combines powerful features with ease-of-use.

For information on the classic timing analyzer, see the following resources:

For a brief overview of the classic timing analyzer, refer to the Quartus II Verification and Simulation product feature page.

To search for known classic timing analyzer issues and technical support solutions, use Altera’s Knowledge Database. You can also visit the Altera® Forum  to connect and discuss technical issues with other Altera users.

For further technical support, use mySupport to create, view, and update service requests.

Classic Timing Analyzer Resources

Table 1 provides links to available documentation on the classic timing analyzer.

Table 1. Classic Timing Analyzer Documentation
Title Description
Quartus II Classic Timing Analyzer(PDF) This chapter of the Quartus II Development Software Handbook describes the features of the classic timing analyzer.
AN 411: Understanding PLL Timing for Stratix II Devices (PDF) This application note describes how to analyze and constrain phase-locked loops (PLLs) using the classic timing analyzer.
Performing Equivalent timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace white paper (PDF) This white paper shows how to perform equivalent static timing analysis between Altera's classic timing analyzer and Xilinx's Trace.

Table 2 provides links to available training and demonstrations on the classic timing analyzer.

Table 2. Classic Timing Analyzer Training and Demonstrations
Title Description
Timing Analysis in the Quartus II Software
(Online Course)

This course covers the timing analysis capabilities of the Quartus II software. You will learn how to perform single-clock and multi-clock timing analysis, make timing assignments, and determine whether your design meets timing or not. You will be able to assess clock recovery and removal as well as determine maximum skew. You will also learn how to analyze your design for hold-time violations using the fast timing model.

This is a 1 hour online course.

  Please Give Us Feedback