FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Implement High Performance DSP Designs FASTER than ever before

Home > Technology > DSP > DSP Builder Adv Blockset

Next Steps

  • Download DSP Builder
  • Download Video IP Suite
  • Subscribe to Newsletter
  • Get DSP training

Buy Now

  • Purchase DSP Dev Kits

Support

  • Knowledge Database
  • Join the Altera Forum

Documentation

  • Get DSP Documentation

The latest version of DSP Builder features the advanced blockset capability which allows timing-driven Simulink synthesis. This technology lets you achieve high-performance design implementations, running at near-peak FPGA performance in a matter of minutes—compare that to the hours, if not days, required to hand-optimize HDL code.

With the DSP Builder advanced blockset, building high-performance complex digital signal processing (DSP) signal chains becomes as simple as 1-2-3 (see Figure 1):

  1. Set the required system-level constraints—in this case, the clock rate for a 6-channel, 128-tap finite impulse response (FIR) filter is specified at 403 MHz within Simulink
  2. Choose the target FPGA family—since different device families might have different DSP block architecture, this information has to be incorporated by the synthesis tool
  3. Click RUN

Figure 1. Build a High-Performance Filter in Three Easy Steps

Figure 1. Build a High-Performance Filter in Three Easy Steps 

DSP Builder advanced blockset synthesizes the Simulink description of the signal chain—taking into account the system-level timing constraints specified (in this case, 403.2 MHz). Using the built-in timing models for each FPGA and the performance of the intellectual property (IP) blocks, the tool adds pipeline registers and control logic as necessary to achieve the clock rate provided.

The result (shown in Figure 2) is a 6-channel FIR filter with realized system performance of 408 MHz—all this without touching the HDL code. 

Figure 2. Automatically Generated Timing Optimized HDL

 Figure 2. Automatically Generated Timing Optimized HDL

This capability is critical for designing multi-channel signal processing datapaths in applications such as multi-carrier, multi-antenna RF processing in wireless applications.

It automatically adds pipelined stages and registers, and implements time division multiplexing to generate highly optimized designs for functions such as digital upconversion (DUC), downcoversion (DDC), crest factor reduction (CFR), and digital predistortion (DPD). DSP Builder version 8.0 includes design examples for multi-antenna, multi-carrier WiMAX and WCDMA DUC and DDC designs.

Get DSP training today! Register for either the online 1-hour training or attend one of our in-person training sessions to learn more about the Advanced DSP Builder.

Related Documents

  • DSP Builder Advanced Blockset User Guide (PDF)
  • DSP Builder Advanced Blockset Reference Manual (PDF)
  • DSP Builder Release Notes and Errata (PDF)
  • Version History and Software Requirements

Related Links

  • Download DSP Builder
  • The MathWorks: MATLAB and Simulink Product Evaluation for Use with Altera's DSP Builder
  • DSP Builder Design Examples
  • DSP Literature
Rate This Page


  • DSP Solutions
    • Silicon Platforms
    • DSP Builder and Simulink
    • DSP Builder Adv Blockset
    • DSP IP
    • DSP Reference Designs
    • Altera Video Solutions
    • Video Design Framework
    • Video Reference Designs
    • DSP / Video Dev Kits
    • DSP for Communications
    • Customer Successes
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates