FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

HiGig/HiGig+

Home > Technology > Transceivers > HiGig

Broadcom HiGig and HiGig+ protocols use an enhanced XAUI physical layer and tag each packet with a 12-byte HiGig header. HiGig+ extends the XAUI physical layer line rate from 3.125 Gbps up to 3.75 Gbps per lane. The motivation for using the enhanced XAUI physical layer for these protocols is to add switching functionality, such as quality of service (QoS) and link aggregation, that is not available with standard XAUI.

Altera® devices that are compliant with the requirements of HiGig and HiGig+ include:

  • Stratix® IV GX FPGAs (up to 32 channels at rates up to 8.5 Gbps, and up to 16 additional channels at rates up to 3.2 Gbps)
  • Stratix® IV GT FPGAs (up to 24 channels at rates up to 11.3 Gbps, and up to 24 additional channels at rates up to 6.375 Gbps)
  • Arria® II GX FPGAs (up to 16 channels at rates up to 3.75 Gbps)
  • HardCopy® IV GX ASICs (up to 24 channels at rates up to 6.5+ Gbps, and up to 12 additional channels at rates up to 3.2 Gbps)
  • Stratix II GX FPGAs (up to 20 channels at rates up to 6.375 Gbps)

You can use these devices to implement any interface based on XAUI, HiGig, or HiGig+.

Related links

Devices

  • Stratix IV FPGAs
  • Arria II GX FPGAs
  • HardCopy IV ASICs
  • Stratix II GX FPGAs

Solutions

  • XS4 10-Gigabit Ethernet & HiGig SPI-4.2 Bridge Reference Design
  • Octera SPI-4.2-to-Xaui Bridge Reference Design
Rate This Page


  • Protocol Solutions
    • All Protocols
    • PCI Express (PCIe)
    • PCI Express (PCIe) Hard IP
    • RapidIO
    • SerialLite II
    • Basic Mode
  • Communications
    • 40G/100G
    • CEI-6G
    • Interlaken
    • 10-Gigabit Ethernet XAUI
    • HiGig
    • GPON
    • SFI-5
    • Gigabit Ethernet
    • SGMII
    • SPI-4.2
    • SDH/SONET
    • CPRI
    • OBSAI
  • Computing
    • Fibre Channel
    • HyperTransport
  • Broadcast
    • Serial Digital Interface (SDI)
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates