HyperTransport Technology
HyperTransport™ technology is a high-speed protocol for use in connecting peripherals to computers, mobile computers, servers, communication systems, network equipment, and embedded equipment. It provides up to 128-Gbps aggregate bandwidth, and can be configured with 2-, 4-, 8-, 16-, or 32-bit buses. It is intended to bridge any of a variety of processors to the peripherals that may connect to them. It helps reduce the number of buses in the system, and can make multi-processing systems more scalable. It is software-compatible with existing PCI applications.
Figure 1. HyperTransport Topology
Altera provides a robust 8-bit HyperTransport core that can be implemented on Stratix® and Stratix GX devices. DDR links of up to 500 MHz are available for as much as 16-Gbps total throughput. Independently buffered virtual channels reduce the incidence of stalling, improving overall system efficiency. The IP Toolbench and MegaWizard® plug-ins make customization of the core during system design easy, and minimize design time.
Related Links
Cores
Stratix II, Stratix & Stratix GX Devices
Characterization Report
Protocol Standard
|
Literature
> 
