Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  DSP   |   External Memory   |   Embedded Processing   |   High-Speed Serial I/O   |   Parallel I/O   |   Signal Integrity   |   System Integration  

 Protocol Solutions
      SerialLite II
      PCI Express
      RapidIO
      10 Gigabit Ethernet XAUI
      Fibre Channel
      Gigabit Ethernet
      SPI-4.2
      HyperTransport
      Serial Digital Interface (SDI)
      Basic Mode
      SDH/SONET
      SGMII
  

Altera's SDH/SONET Protocol Solutions

Altera provides a range of solutions for synchronous digital hierarchy (SDH) and SONET protocols. The solutions enable simple and fast protocol implementation, reducing design risk, shortening development times and allowing you to concentrate on the core functions of the system design.

By utilizing built-in transceivers to implement the protocol in a single device, Stratix® II GX FPGAs provide a fully integrated SDH/SONET solution for multi-rate applications including chip-to-chip, backplane, and line side-interfacing. Table 1 provides an overview of the Stratix II GX device SDH/SONET solution.

Table 1. Stratix II GX FPGA Complete SDH/SONET Solution
Solution Description
Transceiver Integrated transceiver functionality:
  • A1/A2 frame detection/generation
  • World alignment
  • Bit and byte ordering circuitry
Data Rates (Per Single Channel) 622.08 Mbps OC-12 STM-4
2.488 Gbps OC-48 STM-16
Partner Cores Partner Intellectual Property (IP) Core Solutions
Development Boards Transceiver Signal Integrity Development Kit, Stratix II GX Edition
SDH/SONET Characterization Report Stratix GX SDH/SONET Line Side Characterization Compliance Report outlining:
  • TX Jitter Tolerance
  • TX Jitter Generation
  • RX Jitter Tolerance
  • Run Length Compliance

Available from your local Altera® sales representative

External Transceiver Solutions

High-density Stratix III, Stratix II FPGA or HardCopy® II structured ASIC with an external transceiver (or PHY device), can be used in applications requiring the highest density and performance.

Technology Background

SONET/SDH-based protocols are commonly used for backplane connectivity in networking systems. They allow you to reuse pre-defined standards of the SONET/SDH specifications such as framing, scrambling, and error detection. This helps reduce the overall system definition and design complexity. SONET/SDH backplanes tend to be deployed in two styles: distributed switch fabric (see Figure 1) and centralized switch fabric (see Figure 2). Centralized switch fabric relies on dedicated switch cards, while distributed switch fabric implements the switching functionality on the line card. Altera provides solutions for both implementations. Figures 1 and 2 show the difference between the two types of switch fabric.

Figure 1. Distributed Switch Fabric

Figure 1. Distributed Switch Fabric

Figure 2. Centralized Switch Fabric

Figure 2. Centralized Switch Fabric

Altera provides a complete solution for customers wishing to implement SONET/SDH over a backplane. Both Stratix II GX and Stratix GX devices offer transceivers capable of supporting data rates up to OC-48 (2.5 Gbps) using a single channel. Dedicated features—such as A1A2 pattern detectors and word aligners—are implemented within the transceiver core to reduce the amount of FPGA fabric required to support the protocol. The flexible phase-locked loop (PLL) structure ensures that all data rates can be achieved from a single clock source.

Related Links

Devices

Protocol Standard

  Please Give Us Feedback