Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

DSP   |   External Memory   |   Embedded Processing   |   High-Speed Serial I/O   |   Parallel I/O   |   Signal Integrity   |   System Integration

DRAM       Overview       DDR SDRAM       DDR2 SDRAM       DDR3 SDRAM       RLDRAM II       SDR SDRAM     SRAM       Overview       QDR I / QDR II       ZBT/Nobl     By FPGA       Cyclone III       Cyclone II       Stratix III       Stratix II/Stratix II GX

Home > Technology Center > External Memory > ZBT/Nobl Print This Page Subscribe to Email Memory Solutions Center—ZBT SRAM Zero-bus turnaround (ZBT) SRAM with no bus latency (NoBL) memory is a synchronous-burst SRAM with a simplified interface that fully uses available bandwidth. ZBT SRAM devices use the full bandwidth because they do not require turnaround cycles (that is idle cycles between read and write operations). In contrast, standard-synchronous burst SRAMs require turnaround cycles which significantly reduce the available bandwidth. Altera® FPGAs support high-performance ZBT SRAM interfaces as shown in Table 1. Table 1. ZBT SRAM Memory Interface Performance Support in Altera FPGAs Device Maximum ZBT SRAM Interface Performance Stratix® 200 Mbps (200 MHz) Stratix GX 200 Mbps (200 MHz) APEX™ II 200 Mbps (200 MHz) Technical Documentation Altera offers technical collateral that contains information on device support for ZBT SRAM interfaces as shown in Table 2. Table 2. ZBT SRAM Technical Documentation Device Handbooks Applicable Device(s) Stratix / Stratix GX Device Handbook: External Memory Device Interfaces (PDF) chapter Using Selectable I/O Standards (PDF) chapter Stratix / Stratix GX White Papers Applicable Device(s) Selecting the Right High-Speed Memory Technology for Your System (PDF) All Application Notes Applicable Device(s) AN 329: ZBT SRAM Controller Reference Design (PDF) Stratix / Stratix GX AN 183: ZBT SRAM Controller Reference Design (PDF) APEX II Software Support & Tools Altera offers the tools that aid in the ZBT SRAM memory interface design process as shown in Table 3. Table 3. ZBT SRAM Software Support & Tools Feature Applicable Device(s) IBIS Models for I/O Buffers Stratix Stratix GX APEX II IP Cores & Reference Designs Altera offers a reference design for ZBT SRAM controller intellectual property (IP) cores, as shown in Table 4, which can be used to interface with ZBT SRAM devices. Table 4. ZBT SRAM Controller IP Cores & Reference Design Reference Design Vendor Device Families Supported ZBT SRAM Controller Design (VHDL) Altera APEX II ZBT SRAM Controller Design (Verilog) Altera APEX II List of ZBT SRAM Vendors Micron Samsung IDT Cypress Semiconductors Toshiba Related Links External Memory Device Interfaces in Stratix II / Stratix / Stratix GX Devices External Memory Device Interfaces in CycloneTM II / Cyclone Devices External Memory Device Interfaces in APEX II Devices Rate This Page   Related Links Memory Solution Center Device Support Center (Signaling & Board Design) Memory Controller IP Megastore

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  DSP | External Memory | Embedded Processing | High-Speed Serial I/O | Parallel I/O | Signal Integrity | System Integration  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation