FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Memory Solutions Center—ZBT SRAM

Home > Technology > External Memory > ZBT/Nobl

Related Links

  • Memory Solution Center
  • Device Support Center (Signaling & Board Design)
  • Memory Controller IP Megastore

Zero-bus turnaround (ZBT) SRAM with no bus latency (NoBL) memory is a synchronous-burst SRAM with a simplified interface that fully uses available bandwidth. ZBT SRAM devices use the full bandwidth because they do not require turnaround cycles (that is idle cycles between read and write operations). In contrast, standard-synchronous burst SRAMs require turnaround cycles which significantly reduce the available bandwidth.

Altera® FPGAs support high-performance ZBT SRAM interfaces as shown in Table 1.

Table 1. ZBT SRAM Memory Interface Performance Support in Altera FPGAs
Device Maximum ZBT SRAM Interface Performance
Stratix® 200 Mbps (200 MHz)
Stratix GX 200 Mbps (200 MHz)
APEX™ II 200 Mbps (200 MHz)

Technical Documentation

Altera offers technical collateral that contains information on device support for ZBT SRAM interfaces as shown in Table 2.

Table 2. ZBT SRAM Technical Documentation
Device Handbooks Applicable Device(s)
Stratix / Stratix GX Device Handbook:
External Memory Device Interfaces (PDF) chapter
Using Selectable I/O Standards (PDF) chapter
Stratix / Stratix GX
White Papers Applicable Device(s)
Selecting the Right High-Speed Memory Technology for Your System (PDF) All
Application Notes Applicable Device(s)
AN 329: ZBT SRAM Controller Reference Design (PDF) Stratix / Stratix GX
AN 183: ZBT SRAM Controller Reference Design (PDF) APEX II

Software Support & Tools

Altera offers the tools that aid in the ZBT SRAM memory interface design process as shown in Table 3.

Table 3. ZBT SRAM Software Support & Tools
Feature Applicable Device(s)
IBIS Models for I/O Buffers Stratix
Stratix GX
APEX II

IP Cores & Reference Designs

Altera offers a reference design for ZBT SRAM controller intellectual property (IP) cores, as shown in Table 4, which can be used to interface with ZBT SRAM devices.

Table 4. ZBT SRAM Controller IP Cores & Reference Design
Reference Design Vendor Device Families Supported
ZBT SRAM Controller Design (VHDL) Altera APEX II
ZBT SRAM Controller Design (Verilog) Altera APEX II

List of ZBT SRAM Vendors

  • Micron
  • Samsung
  • IDT
  • Cypress Semiconductors
  • Toshiba

Related Links

  • External Memory Device Interfaces in Stratix II / Stratix / Stratix GX Devices
  • External Memory Device Interfaces in CycloneTM II / Cyclone Devices
  • External Memory Device Interfaces in APEX II Devices
Rate This Page


  • DRAM
    • Overview
    • DDR SDRAM
    • DDR2 SDRAM
    • DDR3 SDRAM
    • RLDRAM II
    • SDR SDRAM
  • SRAM
    • Overview
    • QDR I / QDR II
    • ZBT/Nobl
  • By FPGA
    • Stratix IV
    • Stratix III
    • Stratix II/Stratix II GX
    • Arria II GX
    • Cyclone IV
    • Cyclone III
    • Cyclone II
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates